W. Han, H. Wang, Z. Wu, and Y. Liu*, “Design of a RISC-V Based Hybrid Encryption Coprocessor for Resource-Constrained Environments”, in 2025 International Symposium of Electronics Design Automation (ISEDA), May 2025, pp. 64–69. doi: 10.1109/ISEDA65950.2025.11100964.
点击次数:
上一条:K. Hu, H. Wang, Y. Lyu, R. Liu, and Y. Liu*, “Text-Guided ROI-Based Neural Image Compression”, IEEE Transactions on Broadcasting, pp. 1–10, 2025, doi: 10.1109/TBC.2025.3609065.
下一条:P. Cao, H. Wang, H. Cao, Z. Wu, and Y. Liu*, “A Flexible Dual-Mode and Efficient RISC-V Coprocessor for On-Node FFT Acceleration in Edge Sensing”, IEEE Embedded Systems Letters, pp. 1–1, 2025, doi: 10.1109/LES.2025.3634524.
