M. Wang, Y. Han, Y. Mao, P. Shao, Z. Liu and Q. Liu, "SDTA: An Efficient Sparse DNN Training Accelerator with Data Hierarchical Pre-fetching and Dynamic Scheduling," 2025 IEEE International Symposium on Circuits and Systems (ISCAS), London, United Kingdom, 2025, pp. 1-5,

点击次数:

是否译文:否

下一条:Zhen Gao; Yanmao Qi; Jinchang Shi; Qiang Liu; Guangjun Ge; Yu Wang, "Detect and Replace: Efficient Soft Error Protection of FPGA-Based CNN Accelerators," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 33, no. 1, pp. 66-74, Jan. 2025, doi: 10.1109/TVLSI.2024.3443834.