• M. Wang, Y. Han, Y. Mao, P. Shao, Z. Liu and Q. Liu, "SDTA: An Efficient Sparse DNN Training Accelerator with Data Hierarchical Pre-fetching and Dynamic Scheduling," 2025 IEEE International Symposium on Circuits and Systems (ISCAS), London, United Kingdom, 2025, pp. 1-5,
• Zhen Gao; Yanmao Qi; Jinchang Shi; Qiang Liu; Guangjun Ge; Yu Wang, "Detect and Replace: Efficient Soft Error Protection of FPGA-Based CNN Accelerators," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 33, no. 1, pp. 66-74, Jan. 2025, doi: 10.1109/TVLSI.2024.3443834.
• Z. Gao, L. Yuan, J. Wang, Q. Liu, J. Conde, P. Reviriego, "Robustness Against Faults in Configuration Memories of FPGA-Based LLMs," in IEEE Transactions on Circuits and Systems for Artificial Intelligence, vol. 2, no. 2, pp. 162-173, June 2025.
• Z. Gao， Z. Yin, J. Wang, R. Su, J. Deng, Q. Liu, P. Reviriego, S. Liu and F. Lombardi, "On the Dependability of Bidirectional Encoder Representations from Transformers (BERT) to Soft Errors," in IEEE Transactions on Nanotechnology, vol. 24, pp. 73-87, 2025
• Zhongyu Guan, Qiang Liu, and Guangdong Lin. 2025. ACLAM: Accuracy-Configurable Logarithmic Approximate Floating-point Multiplier. Proceedings of the 30th Asia and South Pacific Design Automation Conference. Association for Computing Machinery, New York, NY, USA, 218–223. https://doi.org/10.1145/3658617.3697710

暂无内容

暂无内容