Q. Liu and H. Qian, "FPGA Delay Model Considering Logic-Level and Transistor-Level Parameters," 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, 2017, pp. 29-29, doi: 10.1109/FCCM.2017.16.

点击次数:

是否译文:否

上一条:Ruizhe Zhao, Xinyu Niu, Yajie Wu, Wayne Luk and Qiang Liu, “Optimizing CNN-Based Object Detection Algorithms on Embedded FPGA Platforms,” ARC 2017: Applied Reconfigurable Computing pp 255-267,2017 下一条:F. Chen and Q. Liu, "Single-triggered hardware Trojan identification based on gate-level circuit structural characteristics," 2017 IEEE International Symposium on Circuits and Systems (ISCAS), Baltimore, MD, 2017, pp. 1-4, doi: 10.1109/ISCAS.2017.8050673.